



## ICE8N60D N-Channel Enhancement Mode MOSFET

### Features

- Low  $r_{DS(on)}$
- Ultra Low Gate Charge
- High  $dv/dt$  capability
- High Unclamped Inductive Switching (UIS) capability
- High peak current capability
- Increased transconductance performance
- Optimized design for high performance power systems



Product Summary			
$I_D$	$T_A=25^\circ\text{C}$	8A	Max
$V_{(BR)DSS}$	$I_D=250\mu\text{A}$	600V	Min
$r_{DS(on)}$	$V_{GS}=10\text{V}$	0.43	Typ
$Q_g$	$V_{DS}=480\text{V}$	23nC	Typ



T0252

Standard Metal Heatsink

1=Gate, 2=Drain, 3=Source.

ICEMOS OWNS THE FUNDAMENTAL PATENTS FOR SUPERJUNCTION MOSFETS. THE MAJORITY OF THESE PATENTS HAVE 17 TO 20 YEARS OF REMAINING LIFE. THIS PORTFOLIO HAS GRANTED PATENTS ISSUED IN USA, CHINA, KOREA, JAPAN, TAIWAN & EUROPE.

**Maximum ratings**<sup>a</sup> at  $T_j=25^\circ\text{C}$ , unless otherwise specified

Parameter	Symbol	Conditions	Value	Unit
Continuous drain current	$I_D$	$T_c=25^\circ\text{C}$	8	A
		$T_c=100^\circ\text{C}$	5	
Pulsed drain current	$I_{D, pulse}$	$T_c=25^\circ\text{C}$	24	A
Avalanche energy, single pulse	$E_{AS}$	$I_D=5.6\text{A}$	156	mJ
Avalanche current, repetitive	$I_{AR}$	limited by $T_{j,max}$	5.6	A
MOSFET $dv/dt$ ruggedness	$dv/dt$	$V_{DS}=480\text{V}$ , $I_D=8\text{A}$ , $T_j=125^\circ\text{C}$	50	V/ns
Gate source voltage	$V_{GS}$	Static	$\pm 20$	V
		AC ( $f>1\text{Hz}$ )	$\pm 30$	
Power dissipation	$P_{tot}$	$T_c=25^\circ\text{C}$	95	W
Operating and storage temperature	$T_j, T_{stg}$		-55 to +150	$^\circ\text{C}$

<sup>a</sup> limited by  $T_{j,max}$

Parameter	Symbol	Conditions	Values			Unit
			Min	Typ	Max	

### Thermal characteristics

Thermal resistance, junction-case <sup>a</sup>	$R_{thJC}$		-	-	1.32	°C/W
Thermal resistance, junction-ambient <sup>a</sup>	$R_{thJA}$	leaded	-	-	62	
Soldering temperature, wave soldering only allowed at leads	$T_{sold}$	1.6mm (0.063in.) from case for 10 s	-	-	260	°C

### Electrical characteristics at $T_j=25^\circ\text{C}$ , unless otherwise specified

#### Static characteristics

Drain-source breakdown voltage	$V_{(BR)DSS}$	$V_{GS}=0\text{ V}, I_D=250\mu\text{A}$	600	650	-	V
Gate threshold voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}, I_D=250\mu\text{A}$	2.1	3.0	3.9	
Zero gate voltage drain current	$I_{DSS}$	$V_{DS}=600\text{V}, V_{GS}=0\text{V}, T_j=25^\circ\text{C}$	-	0.1	1	$\mu\text{A}$
		$V_{DS}=600\text{V}, V_{GS}=0\text{V}, T_j=150^\circ\text{C}$	-	100	-	
Gate source leakage current	$I_{GSS}$	$V_{GS}=\pm 20\text{ V}, V_{DS}=0\text{V}$	-	-	100	nA
Drain-source on-state resistance	$R_{DS(on)}$	$V_{GS}=10\text{V}, I_D=4\text{A}, T_j=25^\circ\text{C}$	-	0.43	0.52	$\Omega$
		$V_{GS}=10\text{V}, I_D=4\text{A}, T_j=150^\circ\text{C}$	-	1.21	-	
Gate resistance	$R_G$	$f=1\text{ MHz}, \text{open drain}$	-	4.1	-	$\Omega$

#### Dynamic characteristics

Input capacitance	$C_{iss}$	$V_{GS}=0\text{ V}, f=1\text{ MHz}$	$V_{DS}=25\text{ V}$	-	865	-	pF
Output capacitance	$C_{oss}$		$V_{DS}=100\text{ V}$	-	36	-	
Reverse transfer capacitance	$C_{rss}$		$V_{DS}=25\text{ V}$	-	4.7	-	
Transconductance	$g_{fs}$	$V_{DS}>2 * I_D * R_{DS}, I_D=4\text{A}$	-	5.5	-	S	
Turn-on delay time	$t_{d(on)}$	$V_{DS}=380\text{V}, V_{GS}=10\text{V}, I_D=4\text{A}, R_G=4\Omega \text{ (External)}$	-	10.6	-	ns	
Rise time	$t_r$		-	13.2	-		
Turn-off delay time	$t_{d(off)}$		-	33.3	-		
Fall time	$t_f$		-	5.2	-		

Parameter	Symbol	Conditions	Values			Unit
			Min	Typ	Max	


### Gate charge characteristics

Gate to source charge	$Q_{gs}$	$V_{DS}=480\text{ V}, I_D=8\text{ A},$ $V_{GS}=0\text{ to }10\text{ V}$	-	7.5	-	nC
Gate to drain charge	$Q_{gd}$		-	7.6	-	
Gate charge total	$Q_g$		-	23	-	
Gate plateau voltage	$V_{plateau}$		-	6.7	-	V


### Reverse Diode

Continuous forward current	$I_S$	$V_{GS}=0\text{ V}$	-	-	8	A
Diode forward voltage	$V_{SD}$	$V_{GS}=0\text{ V}, I_S=I_F$	-	0.9	1.2	V
Reverse recovery time	$t_{rr}$	$V_{RR}=480\text{ V}, I_S=I_F,$ $d_{iF}/d_t=100\text{ A}/\mu\text{S}$	-	193.5	-	ns
Reverse recovery charge	$Q_{rr}$		-	2.2	-	$\mu\text{C}$
Peak reverse recovery current	$I_{rm}$		-	27	-	A


Output Characteristics




Transfer Characteristics




Drain - Source On-State Resistance vs. Drain Current




Drain-Source On-State Resistance vs. Gate-to-Source Voltage




Drain - Source On State Resistance vs. Junction Temperature




Gate Threshold Voltage vs. Junction Temperature




### Gate Charge




### Drain-to-Source Breakdown Voltage vs. Junction Temperature




### Capacitance




### Source-Drain Diode Forward Voltage




### Maximum Rated Forward Biased Safe Operating Area



### Transient Thermal Response, Junction-to-Case



Package Outline: TO252 (DPAK)



## Package Outline: TO252 (DPAK)

SYMBOL	unit : mm		
	Min.	Nom.	Max
A	2.20	2.30	2.38
A1	0.00	-	0.20
A2	0.97	1.07	1.17
b	0.68	0.78	0.90
b3	5.20	5.33	5.46
c	0.43	0.53	0.61
D	5.98	6.10	6.22
D1	5.30REF		
E	6.40	6.60	6.73
E1	4.63	-	-
e	2.286BSC		
H	9.40	10.10	10.50
L	1.38	1.50	1.75
L1	2.90REF		
L2	0.51BSC		
L3	0.88	-	1.28
L4	0.50	-	1.00
L5	1.65	1.80	1.95
$\theta$	0°		8°

## Marking Information


**YY** = Last two digits of the year

**WW** = Work week

**\*** = Site ID

**XXXXXX** = Lot ID

**ICE8N60** = ICE is IceMOS logo and  
8N60 is a designated device part number



## Disclaimer

Information contained in this data sheet shall in no event be regarded as a guarantee of conditions or characteristics. All product, data sheet are subject to change without notice to improve reliability. ICEMOS technology will not be responsible for damages of any nature resulting from the use or reliance upon the information contained in this data sheet.