ICE60N130W N-Channel Enhancement Mode MOSFET

Product Summary			
I_D	T_C=25°C	25A	Max
$V_{(BR)DSS}$	I_D=1mA	600V	Min
$r_{DS(on)}$ [a]	V_{GS}=10V	0.14Ω	Typ
Q_g	V_{DS}=480V	72nC	Typ

Features

- Low $r_{DS(on)}$
- Ultra Low Gate Charge
- High d*v*/d*t* capability
- High Unclamped Inductive Switching (UIS) capability
- High peak current capability
- Increased transconductance performance
- Optimized design for high performance power systems





TO247
1:G, 2:D,
3:S, 4:D,

(TO-247)

RoHS COMPLIANT RoHS (EU) 2015/863

CE

HALOGEN FREE

Lead Free

ICEMOS AND ITS SISTER COMPANY 3D SEMI OWN THE FUNDAMENTAL PATENTS FOR SUPERJUNCTION MOSFETS. THE MAJORITY OF THESE PATENTS HAVE 17 to 20 YEARS OF REMAINING LIFE. THIS PORTFOLIO HAS GRANTED PATENTS ISSUED IN USA, CHINA, KOREA, JAPAN, TAIWAN & EUROPE.

Maximum ratings , at T_j=25°C, unless otherwise specified

Parameter	*Symbol*	*Conditions*	*Value*	*Unit*
Continuous drain current	I_D	T_c=25°C T_c=100°C	25 14	A
Pulsed drain current	$I_{D,\ pulse}$	T_c=25°C	82	A
Avalanche energy, single pulse	E_{AS}	I_D=11.5A	690	mJ
Avalanche current, repetitive	I_{AR}	Limited by $T_j$max	11.5	A
MOSFET d*v*/d*t* ruggedness	d*v*/d*t*	V_{DS}=480V, I_D=25A, T_j=125°C	50.0	V/ns
Gate source voltage	V_{GS}	Static	±20	V
		AC (*f*>1Hz),	±30	
Power dissipation	P_{tot}	T_c=25°C	208	W
Operating and storage temperature	T_j, T_{stg}		-55 to +150	°C
Mounting torque [a]		M 3 & 3.5 screws	60	Ncm

a When mounted on 1inch square 2oz copper clad FR-4

Parameter	Symbol	Conditions	Values			Unit
			Min	Typ	Max	
Thermal characteristics						
Thermal resistance, junction-case [a]	R_{thJC}		-	-	0.6	°C/W
Thermal resistance, junction-ambient [a]	R_{thJA}	leaded	-	-	62	
Soldering temperature, wave soldering only allowed at leads	T_{sold}	1.6mm (0.063in.) from case for 10 s	-	-	260	°C

Electrical characteristics , at T_j=25°C, unless otherwise specified

Static characteristics						
Drain-source breakdown voltage	$V_{(BR)DSS}$	V_{GS}=0 V, I_D=1mA	600	640	-	V
Gate threshold voltage	$V_{GS(th)}$	V_{DS}= V_{GS}, I_D=250μA	2.5	3	3.5	
Zero gate voltage drain current	I_{DSS}	V_{DS}=600V, V_{GS}=0V, T_j=25°C	-	0.3	1	μA
		V_{DS}=600V, V_{GS}=0V, T_j=150°C	-	60	-	
Gate source leakage current	I_{GSS}	V_{GS}=±20 V, V_{DS}=0V	-	-	100	nA
Drain-source on-state resistance	$R_{DS\ (on)}$	V_{GS}=10V, I_D=13A, T_j=25°C	-	0.14	0.15	Ω
		V_{GS}=10V, I_D=13A, T_j=150°C	-	0.40	-	
Gate resistance	R_G	f=1 MHZ, open drain	-	3.5	-	Ω
Dynamic characteristics						
Input capacitance	C_{iss}	V_{GS}=0 V, V_{DS}=25 V, f=1 MHz	-	2730	-	pF
Output capacitance	C_{oss}		-	430	-	
Input capacitance	C_{iss}	V_{GS}=0 V, V_{DS}=100 V, f=1 MHz	-	2630	-	
Output capacitance	C_{oss}		-	97	-	
Reverse transfer capacitance	C_{rss}		-	3.2	-	
Transconductance	g_{fs}	V_{DS}>2*I_D*R_{DS}, I_D=13A	-	23	-	S
Turn-on delay time	$t_{d(on)}$	V_{DS}=380V, V_{GS}=10V, I_D=12.5A, R_G=4Ω (External)	-	27.4	-	ns
Rise time	t_r		-	11.6	-	
Turn-off delay time	$t_{d(off)}$		-	110	-	
Fall time	t_f		-	3.5	-	

Parameter	Symbol	Conditions	Values			Unit
			Min	Typ	Max	
Gate charge characteristics						
Gate to source charge	Q_{gs}	V_{DS}=480 V, I_D=25A, V_{GS}=10 V	-	15.8	-	nC
Gate to drain charge	Q_{gd}		-	27.9	-	
Gate charge total	Q_g		-	72	-	
Gate plateau voltage	$V_{plateau}$		-	4.8	-	V
Reverse Diode						
Continuous forward current	I_{SD}	V_{GS}=0V	-	-	25	A
Diode forward voltage	V_{SD}	V_{GS}=0V, I_S=I_F	-	1.0	1.2	V
Reverse recovery time	t_{rr}	V_{RR}=480V, I_S=I_F, d_{iF}/d_t=100 A/µS	-	440	-	ns
Reverse recovery charge	Q_{rr}		-	8	-	µC
Peak reverse recovery current	I_{rm}		-	35	-	A





Drain-Source On-State Resistance vs. Drain Current



Drain-Source On-State Resistance vs. Gate-to-Source Voltage



On Resistance vs Junction Temperature



Gate Threshold Voltage vs Junction Temperature



Gate Charge



Drain-to-Source Breakdown Voltage vs. Junction Temperature



Capacitance



Source-Drain Diode Forward Voltage



Maximum Rated Forward Biased Safe Operating Area



Transient Thermal Response, Junction-to-Case



Package Outline: TO-247



NOTE :
1. ALL METAL SURFACES: TIN PLATED,EXCEPT AREA OF CUT
2. DIMENSIONING & TOLERANCEING CONFIRM TO ASME Y14.5M-1994.
3. ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.
4. THIS DRAWING WILL MEET ALL DIMENSIONS REQUIREMENT OF JEDEC outlines TO-247 AD.

1 - GATE
2 - DRAIN (COLLECTOR)
3 - SOURCE (EMITTER)
4 - DRAIN (COLLECTOR)



SECTION "F-F", "G-G" AND "H-H"
SCALE: NONE

Package Outline: TO-247

SYMBOL	MIN	MAX
A	4.83	5.21
A1	2.29	2.54
A2	1.91	2.16
b'	1.07	1.28
b	1.07	1.33
b1	1.91	2.41
b2	1.91	2.16
b3	2.87	3.38
b4	2.87	3.13
c'	0.55	0.65
c	0.55	0.68
D	20.80	21.10
D1	16.25	17.65
D2	0.95	1.25
E	15.75	16.13
E1	13.10	14.15
E2	3.68	5.10
E3	1.00	1.90
E4	12.38	13.43
e	5.44 BSC	
N	3	
L	19.81	20.32
L1	4.10	4.40
ØP	3.51	3.65
Q	5.49	6.00
S	6.04	6.30
T	17.5° REF.	
W	3.5° REF.	
X	4° REF.	

ICEMOS SUPERJUNCTION PATENT PORTFOLIO

ICEMOS GRANTED PATENTS

US7,429,772
US7,439,178
US7,446,018
US7,579,607
US7,723,172
US7,795,045
US7,846,821
US7,944,018
US8,012,806
US8,030,133

3D SEMI PATENTS LICENSED TO ICEMOS

US7,041,560B2
US7,023,069B2
US7,364,994
US7,227,197B2
US7,304,944B2
US7,052,982B2
US7,339,252
US7,410,891
US7,439,583
US7,227,197B2
US6,635,906
US6,936,867
US7,015,104
US9,109,110
US7,271,067
US7,354,818
US7,052,982,
US7,199,006B2

Note: additional patents in China, Korea, Japan, Taiwan, Europe have also been granted to IceMOS and 3D Semi for Superjunction MOSFETs with 70 additional Patent applications in process in the USA and the above listed countries.

Marking Information

YY = Last two digits of the year

WW = Work week

* = Site ID

XXXXX = Lot ID

ICE60N130 = ICE is IceMOS logo and 60N130 is a designated device part number



Disclaimer