



# ICE60N130W N-Channel Enhancement Mode MOSFET

## Features

- Low  $r_{DS(on)}$
- Ultra Low Gate Charge
- High dv/dt capability
- High Unclamped Inductive Switching (UIS) capability
- High peak current capability
- Increased transconductance performance
- Optimized design for high performance power systems



Product Summary			
$I_D$	$T_c=25^\circ\text{C}$	25A	Max
$V_{(\text{BR})DSS}$	$I_D=1\text{mA}$	600V	Min
$r_{DS(\text{on})}^{\text{a}}$	$V_{GS}=10\text{V}$	0.14Ω	Typ
$Q_g$	$V_{DS}=480\text{V}$	72nC	Typ



TO247  
1:G, 2:D,  
3:S, 4:D,  
(TO-247)

ICEMOS AND ITS SISTER COMPANY 3D SEMI OWN THE FUNDAMENTAL PATENTS FOR SUPERJUNCTION MOSFETS. THE MAJORITY OF THESE PATENTS HAVE 17 to 20 YEARS OF REMAINING LIFE. THIS PORTFOLIO HAS GRANTED PATENTS ISSUED IN USA, CHINA, KOREA, JAPAN, TAIWAN & EUROPE.

**Maximum ratings** , at  $T_j=25^\circ\text{C}$ , unless otherwise specified

Parameter	Symbol	Conditions	Value	Unit
Continuous drain current	$I_D$	$T_c=25^\circ\text{C}$ $T_c=100^\circ\text{C}$	25 14	A
Pulsed drain current	$I_{D, \text{pulse}}$	$T_c=25^\circ\text{C}$	82	A
Avalanche energy, single pulse	$E_{AS}$	$I_D=11.5\text{A}$	690	mJ
Avalanche current, repetitive	$I_{AR}$	Limited by $T_{j\text{max}}$	11.5	A
MOSFET dv/dt ruggedness	dv/dt	$V_{DS}=480\text{V}$ , $I_D=25\text{A}$ , $T_j=125^\circ\text{C}$	50.0	V/ns
Gate source voltage	$V_{GS}$	Static	±20	V
		AC ( $f>1\text{Hz}$ ),	±30	
Power dissipation	$P_{\text{tot}}$	$T_c=25^\circ\text{C}$	208	W
Operating and storage temperature	$T_j$ , $T_{\text{stg}}$		-55 to +150	°C
Mounting torque <sup>a</sup>		M 3 & 3.5 screws	60	Ncm

<sup>a</sup> When mounted on 1inch square 2oz copper clad FR-4

<b>Parameter</b>	<b>Symbol</b>	<b>Conditions</b>	<b>Values</b>			<b>Unit</b>
			<b>Min</b>	<b>Typ</b>	<b>Max</b>	

**Thermal characteristics**

Thermal resistance, junction-case <sup>a</sup>	$R_{\text{thJC}}$		-	-	0.6	°C/W
Thermal resistance, junction-ambient <sup>a</sup>	$R_{\text{thJA}}$	leaded	-	-	62	
Soldering temperature, wave soldering only allowed at leads	$T_{\text{sold}}$	1.6mm (0.063in.) from case for 10 s	-	-	260	°C

**Electrical characteristics**, at  $T_j=25^\circ\text{C}$ , unless otherwise specified

**Static characteristics**

Drain-source breakdown voltage	$V_{(\text{BR})\text{DSS}}$	$V_{\text{GS}}=0 \text{ V}, I_{\text{D}}=1 \text{ mA}$	600	640	-	V
Gate threshold voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=250 \mu\text{A}$	2.5	3	3.5	
Zero gate voltage drain current	$I_{\text{DSS}}$	$V_{\text{DS}}=600 \text{ V}, V_{\text{GS}}=0 \text{ V}, T_j=25^\circ\text{C}$	-	0.3	1	$\mu\text{A}$
		$V_{\text{DS}}=600 \text{ V}, V_{\text{GS}}=0 \text{ V}, T_j=150^\circ\text{C}$	-	60	-	
Gate source leakage current	$I_{\text{GSS}}$	$V_{\text{GS}}=\pm 20 \text{ V}, V_{\text{DS}}=0 \text{ V}$	-	-	100	nA
Drain-source on-state resistance	$R_{\text{DS} (\text{on})}$	$V_{\text{GS}}=10 \text{ V}, I_{\text{D}}=13 \text{ A}, T_j=25^\circ\text{C}$	-	0.14	0.15	$\Omega$
		$V_{\text{GS}}=10 \text{ V}, I_{\text{D}}=13 \text{ A}, T_j=150^\circ\text{C}$	-	0.40	-	
Gate resistance	$R_{\text{G}}$	$f=1 \text{ MHZ}, \text{open drain}$	-	3.5	-	$\Omega$

**Dynamic characteristics**

Input capacitance	$C_{\text{iss}}$	$V_{\text{GS}}=0 \text{ V}, V_{\text{DS}}=25 \text{ V}, f=1 \text{ MHz}$	-	2730	-	$\text{pF}$
Output capacitance	$C_{\text{oss}}$		-	430	-	
Input capacitance	$C_{\text{iss}}$	$V_{\text{GS}}=0 \text{ V}, V_{\text{DS}}=100 \text{ V}, f=1 \text{ MHz}$	-	2630	-	
	$C_{\text{oss}}$		-	97	-	
	$C_{\text{rss}}$		-	3.2	-	
Transconductance	$g_{\text{fs}}$	$V_{\text{DS}}>2 * I_{\text{D}} * R_{\text{DS}}, I_{\text{D}}=13 \text{ A}$	-	23	-	$\text{S}$
Turn-on delay time	$t_{\text{d}(\text{on})}$	$V_{\text{DS}}=380 \text{ V}, V_{\text{GS}}=10 \text{ V}, I_{\text{D}}=12.5 \text{ A}, R_{\text{G}}=4 \Omega \text{ (External)}$	-	27.4	-	$\text{ns}$
Rise time	$t_{\text{r}}$		-	11.6	-	
Turn-off delay time	$t_{\text{d}(\text{off})}$		-	110	-	
Fall time	$t_{\text{f}}$		-	3.5	-	



Parameter	Symbol	Conditions	Values			Unit
			Min	Typ	Max	







**Gate charge characteristics**





Gate to source charge	$Q_{gs}$	$V_{DS}=480\text{ V}, I_D=25\text{A}, V_{GS}=10\text{ V}$	-	15.8	-	nC
Gate to drain charge	$Q_{gd}$		-	27.9	-	
Gate charge total	$Q_g$		-	72	-	
Gate plateau voltage	$V_{plateau}$		-	4.8	-	

**Reverse Diode**


Continuous forward current	$I_{SD}$	$V_{GS}=0\text{V}$	-	-	25	A
Diode forward voltage	$V_{SD}$	$V_{GS}=0\text{V}, I_S=I_F$	-	1.0	1.2	V
Reverse recovery time	$t_{rr}$	$V_{RR}=480\text{V}, I_S=I_F, d_iF/d_t=100\text{ A}/\mu\text{s}$	-	440	-	ns
Reverse recovery charge	$Q_{rr}$		-	8	-	$\mu\text{C}$
Peak reverse recovery current	$I_{rm}$		-	35	-	A

**Output Characteristics**

**Transfer Characteristics**


**Drain-Source On-State Resistance vs. Drain Current**

**Drain-Source On-State Resistance vs. Gate-to-Source Voltage**

**On Resistance vs Junction Temperature**

**Gate Threshold Voltage vs Junction Temperature**

**Gate Charge**

**Drain-to-Source Breakdown Voltage vs. Junction Temperature**


**Capacitance**

**Source-Drain Diode Forward Voltage**

**Maximum Rated Forward Biased Safe Operating Area**

**Transient Thermal Response, Junction-to-Case**



## Package Outline: TO-247



NOTE :

1. ALL METAL SURFACES: TIN PLATED, EXCEPT AREA OF CUT
2. DIMENSIONING & TOLERANCING CONFIRM TO ASME Y14.5M-1994.
3. ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.
4. THIS DRAWING WILL MEET ALL DIMENSIONS REQUIREMENT OF JEDEC outlines TO-247 AD.

- 1 - GATE
- 2 - DRAIN (COLLECTOR)
- 3 - SOURCE (EMITTER)
- 4 - DRAIN (COLLECTOR)



SECTION "F-F", "G-G" AND "H-H"  
SCALE: NONE

## Package Outline: TO-247

SYMBOL	MIN	MAX
A	4.83	5.21
A1	2.29	2.54
A2	1.91	2.16
b'	1.07	1.28
b	1.07	1.33
b1	1.91	2.41
b2	1.91	2.16
b3	2.87	3.38
b4	2.87	3.13
c'	0.55	0.65
c	0.55	0.68
D	20.80	21.10
D1	16.25	17.65
D2	0.95	1.25
E	15.75	16.13
E1	13.10	14.15
E2	3.68	5.10
E3	1.00	1.90
E4	12.38	13.43
e	5.44 BSC	
N	3	
L	19.81	20.32
L1	4.10	4.40
ØP	3.51	3.65
Q	5.49	6.00
S	6.04	6.30
T	17.5° REF.	
W	3.5° REF.	
X	4° REF.	

# ICEMOS SUPERJUNCTION PATENT PORTFOLIO

## ICEMOS GRANTED PATENTS

US7,429,772  
US7,439,178  
US7,446,018  
US7,579,607  
US7,723,172  
US7,795,045  
US7,846,821  
US7,944,018  
US8,012,806  
US8,030,133

## 3D SEMI PATENTS LICENSED TO ICEMOS

US7,041,560B2  
US7,023,069B2  
US7,364,994  
US7,227,197B2  
US7,304,944B2  
US7,052,982B2  
US7,339,252  
US7,410,891  
US7,439,583  
US7,227,197B2  
US6,635,906  
US6,936,867  
US7,015,104  
US9,109,110  
US7,271,067  
US7,354,818  
US7,052,982,  
US7,199,006B2

Note: additional patents in China, Korea, Japan, Taiwan, Europe have also been granted to IceMOS and 3D Semi for Superjunction MOSFETs with 70 additional Patent applications in process in the USA and the above listed countries.

## Marking Information


**YY** = Last two digits of the year

**WW** = Work week

\* = Site ID

**XXXXX** = Lot ID

**ICE60N130** = ICE is IceMOS logo and  
60N130 is a designated device part  
number



## Disclaimer

Information contained in this data sheet shall in no event be regarded as a guarantee of conditions or characteristics. All product, data sheet are subject to change without notice to improve reliability. ICEMOS technology will not be responsible for damages of any nature resulting from the use or reliance upon the information contained in this data sheet.